pinebuds/platform/cmsis/inc/best2001.h

237 lines
12 KiB
C

/**************************************************************************//**
* @file best2001.h
* @brief CMSIS Core Peripheral Access Layer Header File for
* ARMCM4 Device Series
* @version V2.02
* @date 10. September 2014
*
* @note configured for CM4 with FPU
*
******************************************************************************/
/* Copyright (c) 2011 - 2014 ARM LIMITED
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
- Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
- Neither the name of ARM nor the names of its contributors may be used
to endorse or promote products derived from this software without
specific prior written permission.
*
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
---------------------------------------------------------------------------*/
#ifndef __BEST2001_H__
#define __BEST2001_H__
#ifdef CHIP_BEST2001_DSP
#include "ca/best2001_dsp.h"
#else
#ifdef __cplusplus
extern "C" {
#endif
#ifndef __ASSEMBLER__
/* ------------------------- Interrupt Number Definition ------------------------ */
typedef enum IRQn
{
/* ------------------- Cortex-M33 Processor Exceptions Numbers ------------------ */
NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
HardFault_IRQn = -13, /*!< 3 HardFault Interrupt */
MemoryManagement_IRQn = -12, /*!< 4 Memory Management Interrupt */
BusFault_IRQn = -11, /*!< 5 Bus Fault Interrupt */
UsageFault_IRQn = -10, /*!< 6 Usage Fault Interrupt */
SVCall_IRQn = -5, /*!< 11 SV Call Interrupt */
DebugMonitor_IRQn = -4, /*!< 12 Debug Monitor Interrupt */
PendSV_IRQn = -2, /*!< 14 Pend SV Interrupt */
SysTick_IRQn = -1, /*!< 15 System Tick Interrupt */
/* ---------------------- Chip Specific Interrupt Numbers ----------------------- */
FPU_IRQn = 0, /*!< FPU Interrupt */
WAKEUP_IRQn = 1, /*!< Wakeup Interrupt */
CODEC_IRQn = 2, /*!< CODEC Interrupt */
CODEC_TX_PEAK_IRQn = 3, /*!< CODEC TX PEAK Interrupt */
SDMMC_IRQn = 4, /*!< SDMMC Interrupt */
BES2001_AUDMA_IRQn = 5, /*!< Audio DMA Interrupt */
BES2001_GPDMA_IRQn = 6, /*!< General Purpose DMA Interrupt */
USB_IRQn = 7, /*!< USB Interrupt */
USB_PHY_IRQn = 8, /*!< USB PHY Interrupt */
USB_CAL_IRQn = 9, /*!< USB Calibration Interrupt */
USB_PIN_IRQn = 10, /*!< USB Pin Interrupt */
SEC_ENG_IRQn = 11, /*!< Security Engine Interrupt */
SEDMA_IRQn = 12, /*!< Security Engine DMA Interrupt */
DUMP_IRQn = 13, /*!< DUMP Interrupt */
MCU_WDT_IRQn = 14, /*!< Watchdog Timer Interrupt */
MCU_TIMER00_IRQn = 15, /*!< Timer00 Interrupt */
MCU_TIMER01_IRQn = 16, /*!< Timer01 Interrupt */
MCU_TIMER10_IRQn = 17, /*!< Timer10 Interrupt */
MCU_TIMER11_IRQn = 18, /*!< Timer11 Interrupt */
MCU_TIMER20_IRQn = 19, /*!< Timer20 Interrupt */
MCU_TIMER21_IRQn = 20, /*!< Timer21 Interrupt */
I2C0_IRQn = 21, /*!< I2C0 Interrupt */
I2C1_IRQn = 22, /*!< I2C1 Interrupt */
SPI0_IRQn = 23, /*!< SPI0 Interrupt */
SPILCD_IRQn = 24, /*!< SPILCD Interrupt */
ITNSPI_IRQn = 25, /*!< Internal SPI Interrupt */
SPIPHY_IRQn = 26, /*!< SPIPHY Interrupt */
UART0_IRQn = 27, /*!< UART0 Interrupt */
UART1_IRQn = 28, /*!< UART1 Interrupt */
UART2_IRQn = 29, /*!< UART2 Interrupt */
BTPCM_IRQn = 30, /*!< BTPCM Interrupt */
I2S0_IRQn = 31, /*!< I2S0 Interrupt */
SPDIF0_IRQn = 32, /*!< SPDIF0 Interrupt */
TRNG_IRQn = 33, /*!< TRNG Interrupt */
AON_GPIO_IRQn = 34, /*!< AON GPIO Interrupt */
AON_GPIOAUX_IRQn = 35, /*!< AON GPIOAUX Interrupt */
AON_WDT_IRQn = 36, /*!< AON Watchdog Timer Interrupt */
AON_TIMER00_IRQn = 37, /*!< AON Timer00 Interrupt */
AON_TIMER01_IRQn = 38, /*!< AON Timer01 Interrupt */
MCU2CP_DONE_IRQn = 39, /*!< Intersys MCU2CP Data Done Interrupt */
MCU2CP_DONE1_IRQn = 40, /*!< Intersys MCU2CP Data Done Interrupt */
MCU2CP_DONE2_IRQn = 41, /*!< Intersys MCU2CP Data Done Interrupt */
MCU2CP_DONE3_IRQn = 42, /*!< Intersys MCU2CP Data Done Interrupt */
CP2MCU_DATA_IRQn = 43, /*!< Intersys CP2MCU Data Indication Interrupt */
CP2MCU_DATA1_IRQn = 44, /*!< Intersys CP2MCU Data1 Indication Interrupt */
CP2MCU_DATA2_IRQn = 45, /*!< Intersys CP2MCU Data Indication Interrupt */
CP2MCU_DATA3_IRQn = 46, /*!< Intersys CP2MCU Data1 Indication Interrupt */
TRANSQD_LCL_IRQn = 47, /*!< TRANSQ-DSP Local Interrupt */
TRANSQD_RMT_IRQn = 48, /*!< TRANSQ-DSP Peer Remote Interrupt */
DSP_IRQn = 49, /*!< DSP to MCU Interrupt */
TRANSQW_LCL_IRQn = 50, /*!< TRANSQ-WIFI Local Interrupt */
TRANSQW_RMT_IRQn = 51, /*!< TRANSQ-WIFI Peer Remote Interrupt */
WIFI_IRQn = 52, /*!< DSP to MCU Interrupt */
ISDONE_IRQn = 53, /*!< Intersys MCU2BT Data Done Interrupt */
ISDONE1_IRQn = 54, /*!< Intersys MCU2BT Data1 Done Interrupt */
ISDATA_IRQn = 55, /*!< Intersys BT2MCU Data Indication Interrupt */
ISDATA1_IRQn = 56, /*!< Intersys BT2MCU Data1 Indication Interrupt */
BT_IRQn = 57, /*!< BT to MCU Interrupt */
RESERVED58_IRQn = 58, /*!< Reserved Interrupt */
RTC_IRQn = 59, /*!< RTC Interrupt */
GPADC_IRQn = 60, /*!< GPADC Interrupt */
CHARGER_IRQn = 61, /*!< Charger Interrupt */
PWRKEY_IRQn = 62, /*!< Power key Interrupt */
WIFIDUMP_IRQn = 63, /*!< WIFIDUMP Interrupt */
CHKSUM_IRQn = 64, /*!< Checksum Interrupt */
CRC_IRQn = 65, /*!< CRC Interrupt */
CP_DSLP_IRQn = 66, /*!< CP Deep Sleep Interrupt */
AON_SPIDPD_IRQn = 67, /*!< AON SPIDPD Interrupt */
TRUSTZONE_IRQn = 68, /*!< TrustZone Interrupt */
USER_IRQn_QTY,
INVALID_IRQn = USER_IRQn_QTY,
} IRQn_Type;
#ifndef DSP_USE_AUDMA
#define AUDMA_IRQn BES2001_AUDMA_IRQn
#define GPDMA_IRQn BES2001_GPDMA_IRQn
#else
#define AUDMA_IRQn BES2001_GPDMA_IRQn //MCU use GPDMA
#endif
#define GPIO_IRQn AON_GPIO_IRQn
#define GPIOAUX_IRQn AON_GPIOAUX_IRQn
#define TIMER00_IRQn MCU_TIMER00_IRQn
#define TIMER01_IRQn MCU_TIMER01_IRQn
#define WDT_IRQn AON_WDT_IRQn
#define TRANSQ0_RMT_IRQn TRANSQW_RMT_IRQn
#define TRANSQ0_LCL_IRQn TRANSQW_LCL_IRQn
#define TRANSQ1_RMT_IRQn TRANSQD_RMT_IRQn
#define TRANSQ1_LCL_IRQn TRANSQD_LCL_IRQn
#endif
/* ================================================================================ */
/* ================ Processor and Core Peripheral Section ================ */
/* ================================================================================ */
/* -------- Configuration of Core Peripherals ----------------------------------- */
#define __CM33_REV 0x0000U /* Core revision r0p1 */
#define __SAUREGION_PRESENT 0U /* SAU regions present */
#define __MPU_PRESENT 1U /* MPU present */
#define __VTOR_PRESENT 1U /* VTOR present */
#define __NVIC_PRIO_BITS 3U /* Number of Bits used for Priority Levels */
#define __Vendor_SysTickConfig 0U /* Set to 1 if different SysTick Config is used */
#define __FPU_PRESENT 1U /* FPU present */
#define __DSP_PRESENT 1U /* DSP extension present */
#include "core_cm33.h" /* Processor and core peripherals */
#ifndef __ASSEMBLER__
#include "system_ARMCM.h" /* System Header */
#endif
/* ================================================================================ */
/* ================ Device Specific Peripheral Section ================ */
/* ================================================================================ */
/* ------------------- Start of section using anonymous unions ------------------ */
#if defined (__CC_ARM)
#pragma push
#pragma anon_unions
#elif defined (__ICCARM__)
#pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic push
#pragma clang diagnostic ignored "-Wc11-extensions"
#pragma clang diagnostic ignored "-Wreserved-id-macro"
#elif defined (__GNUC__)
/* anonymous unions are enabled by default */
#elif defined (__TMS470__)
/* anonymous unions are enabled by default */
#elif defined (__TASKING__)
#pragma warning 586
#elif defined (__CSMC__)
/* anonymous unions are enabled by default */
#else
#warning Not supported compiler type
#endif
/* -------------------- End of section using anonymous unions ------------------- */
#if defined (__CC_ARM)
#pragma pop
#elif defined (__ICCARM__)
/* leave anonymous unions enabled */
#elif (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
#pragma clang diagnostic pop
#elif defined (__GNUC__)
/* anonymous unions are enabled by default */
#elif defined (__TMS470__)
/* anonymous unions are enabled by default */
#elif defined (__TASKING__)
#pragma warning restore
#elif defined (__CSMC__)
/* anonymous unions are enabled by default */
#else
#warning Not supported compiler type
#endif
#ifdef __cplusplus
}
#endif
#endif
#endif