61 lines
1.7 KiB
C
61 lines
1.7 KiB
C
/***************************************************************************
|
|
*
|
|
* Copyright 2015-2019 BES.
|
|
* All rights reserved. All unpublished rights reserved.
|
|
*
|
|
* No part of this work may be used or reproduced in any form or by any
|
|
* means, or stored in a database or retrieval system, without prior written
|
|
* permission of BES.
|
|
*
|
|
* Use of this work is governed by a license granted by BES.
|
|
* This work contains confidential and proprietary information of
|
|
* BES. which is protected by copyright, trade secret,
|
|
* trademark and other intellectual property rights.
|
|
*
|
|
****************************************************************************/
|
|
#ifndef __PSRAMUHSPHY_H__
|
|
#define __PSRAMUHSPHY_H__
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#include "plat_addr_map.h"
|
|
#include CHIP_SPECIFIC_HDR(psramuhsphy)
|
|
#include "hal_phyif.h"
|
|
|
|
#ifdef SPIPHY_PSRAMUHS0_REG
|
|
#define SPI_PSRAMUHSPHY0_REG(reg) SPIPHY_PSRAMUHS0_REG(reg)
|
|
#else
|
|
#define SPI_PSRAMUHSPHY0_REG(reg) (reg)
|
|
#endif
|
|
|
|
#ifdef SPIPHY_PSRAMUHS1_REG
|
|
#define SPI_PSRAMUHSPHY1_REG(reg) SPIPHY_PSRAMUHS1_REG(reg)
|
|
#else
|
|
#define SPI_PSRAMUHSPHY1_REG(reg) (reg)
|
|
#endif
|
|
|
|
#define psramuhsphy0_read(reg, val) hal_phyif_reg_read(SPI_PSRAMUHSPHY0_REG(reg), val)
|
|
#define psramuhsphy0_write(reg, val) hal_phyif_reg_write(SPI_PSRAMUHSPHY0_REG(reg), val)
|
|
|
|
#define psramuhsphy1_read(reg, val) hal_phyif_reg_read(SPI_PSRAMUHSPHY1_REG(reg), val)
|
|
#define psramuhsphy1_write(reg, val) hal_phyif_reg_write(SPI_PSRAMUHSPHY1_REG(reg), val)
|
|
|
|
void psramuhsphy_open(uint32_t clk);
|
|
|
|
void psramuhsphy_init_calib(void);
|
|
|
|
void psramuhsphy_calib(uint32_t clk);
|
|
|
|
void psramuhsphy_sleep(void);
|
|
|
|
void psramuhsphy_wakeup(void);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|
|
|