pinebuds/platform/cmsis/system_utils.c
Ben V. Brown dca92cf01f Removing FPGA dev support
As we will never get their FGPA source code. Zero loss.
2023-02-02 17:42:33 +11:00

255 lines
6.1 KiB
C

/***************************************************************************
*
* Copyright 2015-2019 BES.
* All rights reserved. All unpublished rights reserved.
*
* No part of this work may be used or reproduced in any form or by any
* means, or stored in a database or retrieval system, without prior written
* permission of BES.
*
* Use of this work is governed by a license granted by BES.
* This work contains confidential and proprietary information of
* BES. which is protected by copyright, trade secret,
* trademark and other intellectual property rights.
*
****************************************************************************/
#include "cmsis.h"
#include "hal_cache.h"
#include "hal_cmu.h"
#include "hal_location.h"
#include "hal_psram.h"
#include "hal_psramuhs.h"
#if !defined(NOSTD) && defined(ACCURATE_DB_TO_FLOAT)
#include <math.h>
#endif
#ifdef __ARMCC_VERSION
#include "link_sym_armclang.h"
#endif
#ifdef BOOT_CODE_IN_RAM
#define MUTEX_CODE_LOC BOOT_TEXT_SRAM_LOC
#else
#define MUTEX_CODE_LOC
#endif
extern uint32_t __got_info_start[];
void BOOT_TEXT_FLASH_LOC GotBaseInit(void) {
#ifndef __ARMCC_VERSION
asm volatile("ldr r9, =__got_info_start");
#endif
}
#ifndef __ARM_ARCH_ISA_ARM
// -----------------------------------------------------------
// Boot initialization
// CAUTION: This function and all the functions it called must
// NOT access global data/bss, for the global data/bss
// is not available at that time.
// -----------------------------------------------------------
extern uint32_t __boot_sram_start_flash__[];
extern uint32_t __boot_sram_end_flash__[];
extern uint32_t __boot_sram_start__[];
extern uint32_t __boot_bss_sram_start__[];
extern uint32_t __boot_bss_sram_end__[];
extern uint32_t __sram_text_data_start_flash__[];
extern uint32_t __sram_text_data_end_flash__[];
extern uint32_t __sram_text_data_start__[];
extern uint32_t __sram_bss_start__[];
extern uint32_t __sram_bss_end__[];
extern uint32_t __fast_sram_text_data_start__[];
extern uint32_t __fast_sram_text_data_end__[];
extern uint32_t __fast_sram_text_data_start_flash__[];
extern uint32_t __fast_sram_text_data_end_flash__[];
void BOOT_TEXT_FLASH_LOC BootInit(void) {
uint32_t *dst, *src;
// Enable icache
hal_cache_enable(HAL_CACHE_ID_I_CACHE);
// Enable dcache
hal_cache_enable(HAL_CACHE_ID_D_CACHE);
// Enable write buffer
hal_cache_writebuffer_enable(HAL_CACHE_ID_D_CACHE);
// Enable write back
hal_cache_writeback_enable(HAL_CACHE_ID_D_CACHE);
// Init GOT base register
GotBaseInit();
// Init boot sections
for (dst = __boot_sram_start__, src = __boot_sram_start_flash__;
src < __boot_sram_end_flash__; dst++, src++) {
*dst = *src;
}
for (dst = __boot_bss_sram_start__; dst < __boot_bss_sram_end__; dst++) {
*dst = 0;
}
hal_cmu_setup();
for (dst = __sram_text_data_start__, src = __sram_text_data_start_flash__;
src < __sram_text_data_end_flash__; dst++, src++) {
*dst = *src;
}
for (dst = __sram_bss_start__; dst < __sram_bss_end__; dst++) {
*dst = 0;
}
for (dst = __fast_sram_text_data_start__,
src = __fast_sram_text_data_start_flash__;
src < __fast_sram_text_data_end_flash__; dst++, src++) {
*dst = *src;
}
// Init psram
#if defined(CHIP_HAS_PSRAM) && defined(PSRAM_ENABLE)
hal_psram_init();
#endif
// Init psramuhs
#if defined(CHIP_HAS_PSRAMUHS) && defined(PSRAMUHS_ENABLE)
hal_cmu_dsp_clock_enable();
hal_cmu_dsp_reset_clear();
hal_psramuhs_init();
#endif
}
#endif
// -----------------------------------------------------------
// Mutex flag
// -----------------------------------------------------------
int MUTEX_CODE_LOC set_bool_flag(bool *flag) {
bool busy;
do {
busy = (bool)__LDREXB((unsigned char *)flag);
if (busy) {
__CLREX();
return -1;
}
} while (__STREXB(true, (unsigned char *)flag));
__DMB();
return 0;
}
void MUTEX_CODE_LOC clear_bool_flag(bool *flag) {
*flag = false;
__DMB();
}
// -----------------------------------------------------------
// Misc
// -----------------------------------------------------------
float db_to_float(float db) {
float coef;
#if !defined(NOSTD) && defined(ACCURATE_DB_TO_FLOAT)
// The math lib will consume 4K+ bytes of space
coef = powf(10, db / 20);
#else
static const float factor_m9db = 0.354813389234;
static const float factor_m3db = 0.707945784384;
static const float factor_m1db = 0.891250938134;
static const float factor_m0p5db = 0.944060876286;
static const float factor_m0p1db = 0.988553094657;
coef = 1.0;
if (db < 0) {
while (1) {
if (db <= -9.0) {
db += 9.0;
coef *= factor_m9db;
} else if (db <= -3.0) {
db += 3.0;
coef *= factor_m3db;
} else if (db <= -1.0) {
db += 1.0;
coef *= factor_m1db;
} else if (db <= -0.5) {
db += 0.5;
coef *= factor_m0p5db;
} else if (db <= -0.1 / 2) {
db += 0.1;
coef *= factor_m0p1db;
} else {
break;
}
}
} else if (db > 0) {
while (1) {
if (db >= 9.0) {
db -= 9.0;
coef /= factor_m9db;
} else if (db >= 3.0) {
db -= 3.0;
coef /= factor_m3db;
} else if (db >= 1.0) {
db -= 1.0;
coef /= factor_m1db;
} else if (db >= 0.5) {
db -= 0.5;
coef /= factor_m0p5db;
} else if (db >= 0.1 / 2) {
db -= 0.1;
coef /= factor_m0p1db;
} else {
break;
}
}
}
#endif
return coef;
}
uint32_t get_msb_pos(uint32_t val) {
uint32_t lead_zero;
lead_zero = __CLZ(val);
return (lead_zero >= 32) ? 32 : 31 - lead_zero;
}
uint32_t get_lsb_pos(uint32_t val) { return __CLZ(__RBIT(val)); }
uint32_t integer_sqrt(uint32_t val) {
unsigned int msb;
unsigned int x;
unsigned int y;
if (val == 0) {
return 0;
}
for (msb = 31; msb > 0; msb--) {
if (val & (1 << msb)) {
break;
}
}
x = ((1 << msb) + 1) / 2;
while (1) {
y = (x + val / x) / 2;
if (y >= x) {
break;
}
x = y;
}
return x;
}
uint32_t integer_sqrt_nearest(uint32_t val) {
unsigned int s;
s = integer_sqrt(val * 4);
return (s + 1) / 2;
}