112 lines
2.5 KiB
C
112 lines
2.5 KiB
C
|
/***************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright 2015-2019 BES.
|
||
|
|
* All rights reserved. All unpublished rights reserved.
|
||
|
|
*
|
||
|
|
* No part of this work may be used or reproduced in any form or by any
|
||
|
|
* means, or stored in a database or retrieval system, without prior written
|
||
|
|
* permission of BES.
|
||
|
|
*
|
||
|
|
* Use of this work is governed by a license granted by BES.
|
||
|
|
* This work contains confidential and proprietary information of
|
||
|
|
* BES. which is protected by copyright, trade secret,
|
||
|
|
* trademark and other intellectual property rights.
|
||
|
|
*
|
||
|
|
****************************************************************************/
|
||
|
|
#ifndef __MPU_H__
|
||
|
|
#define __MPU_H__
|
||
|
|
|
||
|
|
#include "plat_types.h"
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
enum MPU_ID_T {
|
||
|
|
MPU_ID_NULL_POINTER = 0,
|
||
|
|
MPU_ID_1,
|
||
|
|
MPU_ID_2,
|
||
|
|
MPU_ID_3,
|
||
|
|
MPU_ID_4,
|
||
|
|
MPU_ID_5,
|
||
|
|
MPU_ID_6,
|
||
|
|
MPU_ID_7,
|
||
|
|
|
||
|
|
MPU_ID_QTY,
|
||
|
|
};
|
||
|
|
|
||
|
|
/*mcu sections */
|
||
|
|
#define MPU_ID_USER_DATA_SECTION MPU_ID_1
|
||
|
|
#define MPU_ID_FRAM_TEXT1 MPU_ID_2
|
||
|
|
#define MPU_ID_FRAM_TEXT2 MPU_ID_3
|
||
|
|
#define MPU_ID_CODE MPU_ID_4
|
||
|
|
#define MPU_ID_SRAM_TEXT MPU_ID_5
|
||
|
|
|
||
|
|
/*cp sections */
|
||
|
|
#define MPU_ID_CP_FLASHX MPU_ID_2
|
||
|
|
#define MPU_ID_CP_FLASH MPU_ID_3
|
||
|
|
#define MPU_ID_CP_FLASH_NC MPU_ID_4
|
||
|
|
|
||
|
|
enum MPU_ATTR_T {
|
||
|
|
MPU_ATTR_READ_WRITE_EXEC = 0,
|
||
|
|
MPU_ATTR_READ_EXEC,
|
||
|
|
MPU_ATTR_EXEC,
|
||
|
|
MPU_ATTR_READ_WRITE,
|
||
|
|
MPU_ATTR_READ,
|
||
|
|
MPU_ATTR_NO_ACCESS,
|
||
|
|
|
||
|
|
MPU_ATTR_QTY,
|
||
|
|
};
|
||
|
|
|
||
|
|
#if defined(__ARM_ARCH_8M_MAIN__)
|
||
|
|
|
||
|
|
enum MAIR_ATTR_TYPE_T {
|
||
|
|
MAIR_ATTR_FLASH,
|
||
|
|
MAIR_ATTR_INT_SRAM,
|
||
|
|
MAIR_ATTR_EXT_SRAM,
|
||
|
|
MAIR_ATTR_DEVICE,
|
||
|
|
MAIR_ATTR_4,
|
||
|
|
MAIR_ATTR_5,
|
||
|
|
MAIR_ATTR_6,
|
||
|
|
MAIR_ATTR_7,
|
||
|
|
|
||
|
|
MAIR_ATTR_QTY,
|
||
|
|
};
|
||
|
|
#endif
|
||
|
|
|
||
|
|
typedef struct
|
||
|
|
{
|
||
|
|
uint32_t addr;
|
||
|
|
uint32_t len;
|
||
|
|
enum MPU_ATTR_T ap_attr;
|
||
|
|
#if defined(__ARM_ARCH_8M_MAIN__)
|
||
|
|
enum MAIR_ATTR_TYPE_T mem_attr;
|
||
|
|
#endif
|
||
|
|
} mpu_regions_t;
|
||
|
|
|
||
|
|
int mpu_open(void);
|
||
|
|
|
||
|
|
int mpu_close(void);
|
||
|
|
|
||
|
|
// VALID LENGTH: 32, 64, 128, 256, 512, 1K, 2K, ..., 4G
|
||
|
|
// ADDR must be aligned to len
|
||
|
|
// Note, srd_bits, mpu subregion bits, which can be divided to 8 sub regions
|
||
|
|
// per region, if don't need, always set the arguments to 0;
|
||
|
|
int mpu_set(enum MPU_ID_T id, uint32_t addr, uint32_t len, int srd_bits,
|
||
|
|
enum MPU_ATTR_T attr);
|
||
|
|
|
||
|
|
int mpu_clear(enum MPU_ID_T id);
|
||
|
|
|
||
|
|
/*mpu setup for mcu */
|
||
|
|
int mpu_setup(void);
|
||
|
|
|
||
|
|
/*mpu setup for cp mcu */
|
||
|
|
int mpu_setup_cp(const mpu_regions_t *mpu_table, uint32_t region_num);
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|